UK Patent Application GB GB G 2 177 829 A

(43) Application published 28 Jan 1987

- (21) Application No 8613992
- (22) Date of filing 9 Jun 1986
- (30) Priority data (31) 755198
- (32) 12 Jul 1985
- (33) US
- (71) Applicant **Cherry Electrical Products Corporation**

(Incorporated in USA-Delaware)

3600 Sunset Avenue, Waukegan, Illinois, United States of America

- (72) Inventor Lih W Chiang
- (74) Agent and/or Address for Service A A Thornton & Co. Northumberland House, 303-306 High Holborn, London WC1V 7LE

- (51) INT CL4 G09G 3/30 G08F 3/147
- (52) Domestic classification (Edition I): G4H 13D 14B 14D SD
- (56) Documents cited None
- (58) Field of search G4H Selected US specifications from IPC sub-classes G09G G06F

(54) Circuit for operating EL panel in different line display modes

(57) In a circuit for operating an electroluminescent display, interface circuitry detects the beginning of valid data for each line to be displayed, detects the selected display mode of the line (from the frequency of character clock pulses) and adjusts the timing of a system clock to completely and uniformly display characters in the 40-column, 80-column or graphics display mode. Circuitry is also provided for biasing column and row drivers to maximize the energization voltage for illuminated pixels without reducing the contrast of the display.





FIG. 8








FIG. 8





F IG. 11




FIG. 10

SPECIFICATION

Circuit for operating EL panel in different line display modes

	Circuit for operating ct. panel in different line display modes	
5	The invention relates to a driver circuit for energizing a direct current electroluminescent (EL) display panel to display images of characters. More particularly, the invention relates to a drive circuit which provides enhanced contrast for the displayed characters and properly aligns the characters in 80 column, 40 column and graphics display modes.	5
10	The Cathode Ray Tube (CRT) has long been used as a video display, for example, in television sets and in computer display terminals. CRTs utilize an electron gun to selectively scan and energize a phosphor screen. The energized portions of the screen momentarily luminesce to provide a visual image. CRTs have a substantial depth, in order to accommodate the relatively large apparatus of the electron gun.	10
15	Electroluminescent display panels have been developed to provide a relatively thin display which does not have the size constraints inherent in the apparatus of a CRT. Electroluminescent display panels employ a matrix of phosphor pixels which are selectively fluoresced to form an image. The phosphor pixels of an electroluminescent display are caused to fluoresce by the direct application of electrical energy.	15
20	The electroluminescent display has a plurality of anodes and cathodes which are arranged in overlapping relation to form columns and rows of a matrix of pixel elements. An electroluminescent phosphor is disposed adjacent to each crossover point of the electrodes of the matrix. When a line and column electrode are simultaneously energized, the phosphor pixel element at the crossover point of the electrodes is caused to luminesce. An image is formed on the display	20
25	by sequentially energizing rows of electrodes of the matrix and selectively energizing correspond- ing column electrodes. Electroluminescent display panels are most efficiently and economically constructed with a sharply defined area for displaying the video information. It is desirable to display such informa-	25
30	tion in standard 40-column, 80-column or graphic display formats. If different display formats are mixed on a screen of data, the sharply defined display area of the electroluminescent panel may cause the display characters at the ends of lines to disappear from the screen. This problem is particularly likely to occur if the EL display panel is receiving data from a device, for example a computer, which operates with CRTs that have a less sharply defined display field. Under said circumstances, an end character of a line can be lost if the display is switched from either a 40-	30
35	column or graphic display mode to an 80-column display mode within one screen of data. Accordingly, it is an object of the invention to provide an interface circuit for an electroluminescent panel which synchronizes a clock generator to incoming data signals in order to provide a complete, left justified display of information when display modes are changed in one screen of data.	35
40	A further object of the invention is to provide such an interface circuit which checks the data mode for each line of the display and adjusts the timing of the interface circuitry to ensure that all data is displayed within the sharply defined display field of the screen. These and other objects of the invention will become apparent from a review of the specification which follows and of the drawings which are described hereafter.	40
45	SUMMARY OF THE INVENTION In order to achieve the objects of the invention and to overcome the problems of the prior art, the EL display apparatus of the invention includes an interface circuit which detects the beginning of a display portion of each incoming row of character data, synchronizes an internal display	45
50	clock to this valid data point and adjusts the phase of the clock to synchronize with the 80-column, 40-column or graphic display format of the data in the row. The circuit determines the selected display format for the row by detecting the frequency of signals generated for each character of information passed to the display. The circuit shifts the phase of the internal clock by 90° if the 80-column format is detected.	50
5 5	The detection of the display format for each line and the adjustment of the internal clock ensures that all data will be displayed, even if the display format is switched from a 40-column or graphics presentation to an 80-column presentation within a frame or screen of data.	55
60	BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a diagrammatic illustration of a portion of an EL panel and of the energization voltages which are employed to light a pixel of the panel in a known manner. Figure 2A is a diagrammatic illustration of the panel of Fig. 1 energized to provide increased brightness for a selected pixel, but having reduced contrast with respect to a vertical line passing through the pixel.	60
65	Figure 2B is an illustration of the reduced contrast display which would result from the energized panel of Fig. 2A.	65

desired to illuminate the central pixel element 9 of the matrix. In operation, selected pixels of the

65 panel of Fig. 1 are energized by sequentially scanning rows of the panel with columnar data

65

GB 2 17	77829A	
---------	--------	--

65

positive voltage of, for example, 30 volts. The biased voltage is selected so that 90 volts may be applied by the column drivers C1-C3 without energizing any pixel but the desired pixel 9. Thus, in operation, when the first row 25 is scanned by R1, the column drivers C1-C3 are grounded and 60 volts is applied to the first row of pixels. When the second row 27 is 5 energized, 60 volts is applied to the pixels 7 and 11 with grounded column drivers C1 and C3 5 and 150 volts is applied to the pixel 9 with the column driver C2 operated at 90 volts. Likewise, when the row driver R3 is activated, the pixels 13, 15 and 17 are energized with 60 volts and therefore do not luminesce. It should be appreciated that the desirable high brightness and high contrast of Fig. 4 is 10 achieved by providing a bias voltage for the row drivers which maintains the voltage of deacti-10 vated or background pixels below the forming voltage (70 volts) of the panel. Thus, only activated pixels luminesce. The energization scheme of Fig. 4 thus eliminates the display problem illustrated in Figs. 2A and 2B. Fig. 5 illustrates an alternative embodiment of the invention wherein the voltage of the row 15 drivers R1-R3 is a -90 volts and a bias voltage of -30 volts is provided for the column 15 drivers C1-C3. If the panel is scanned in the previously described manner, 150 volts will be applied to illuminate the central pixel 9 and only 60 volts will be applied to the remaining pixels of the display. The energization scheme of Fig. 5 thus eliminates the display problem illustrated at Figs. 3A and 3B. 20 Fig. 6 illustrates an alternative embodiment of the invention wherein bias voltages and increased activation voltages are provided for both the row and column drivers. As shown in Fig. 6, the central pixel 9 is energized with a voltage of 180 volts and will therefore have a brightness that is substantially greater than was provided for the EL panel of Fig. 1. It should be understood that the drivers are biased to ensure that the voltage of background pixels remains 25 25 below the forming voltage of 70 volts. It should generally be understood that the energization schemes of Figs. 4, 5 and 6 may be applied to illuminate any desired number of pixels in any desired size of EL panel. Moreover, energization and bias voltages other than those disclosed may be employed in the manner described without departing from the invention. 30 It should now be understood that substantially increased brightness may be achieved with no 30 loss of contrast, by providing bias voltages and increased activation voltages for the drivers of an EL panel. The display of the EL panel may be further improved in accordance with the invention to avoid display problems illustrated at Figs. 7A and 7B. Fig. 7A illustratés a CRT display which has two lines, the first line displayed in the 40-column or graphic display format 35 and the second line displayed in the 80-column display format. As known by those skilled in the 35 art, the 80-column format provides two characters of 7 pixels each for every 14-pixel character of the 40-column or graphic display formats. As shown in Fig. 7A, if the mode of display is switched from 40 columns or graphics to 80 columns on a CRT screen, it is possible that the 80-column line will be offset by one character with respect to the 40-column or graphics line. 40 40 CRT displays have an "overscan" operation which causes the 80-column line to be offset by one character ("A") with respect to the 40-column or graphics line. Fig. 7B illustrates the lines of Fig. 7A as they will appear on an EL display. EL displays do not typically have the overscan capability of a CRT and therefore, the first character of the offset 80-column line will be lost. Obviously, this mode of display is undesirable and must therefore be 45 corrected by improved synchronization and mode switching apparatus for the EL display. The 45 invention therefore includes improved mode switching circuitry which ensures that modes such as 40-column, graphics and 80-column may be switched during a single frame or screen, without providing the offset or loss of data illustrated at Figs. 7A and 7B. Fig. 8 is a block diagram of an embodiment of the improved EL driving system of the 50 invention. The system of Fig. 8 provides a display with high brightness and contrast and further 50 checks the display mode for each line of the display and synchronizes the clock of the display to ensure that data is not lost when display modes are changed within a frame or screen of data. A preferred embodiment of the EL display panel of the invention has been implemented with 55 an Apple IIc computer 51 as a display control. The system utilizes an interface circuit 53 which 55 receives standard clock, data and timing signals of the Apple IIc computer, generates 4-phase data and clock signals and derives horizontal and vertical synchronization signals for operating the EL display. The interface thus converts Apple IIc signals which are suitable for operating a CRT to the signals required to operate an EL display. 60 In order to facilitate an understanding of the invention, only a few vertical and horizontal lines of the EL display matrix are illustrated in Fig. 8. It should generally be understood that a preferred embodiment of the invention utilizes 560 vertical column electrodes and 192 horizontal row electrodes. Also, each character displayed on the EL panel has a predefined pixel width.

Thus, each character in the 40-column or graphic display modes is 14 pixels wide and in the

65 80-column mode each character is 7 pixels wide.

GB 2 177 829A

5	With reference to Fig. 8, the computer 51 passes 560 bits of serial data for each row of the display to the interface circuit 53. The interface 53 receives the serial data in groups of 4 bits and transmits each of the 4 bits to an associated column shift register. Thus, for example, bit 1 of the initial 4 bits of serial data is transmitted as DATA1 to a shift register 55, bit 2 is transmitted as DATA2 to a shift register 57, bit 3 is transmitted as DATA3 to a shift register 59 and bit 4 is transmitted as DATA4 to a shift register 61. When the next group of four serial	5
10	bits is received from the computer, bit 5 is passed to register 55, bit 6 is passed to register 57, bit 7 is passed to register 59 and bit 8 is passed to register 61. The serial data is transmitted until each shift register has received 140 bits, for a total of 560 bits received. With reference to the timing diagram of Fig. 9, when all 560 bits for the first horizontal row are received at 63, the interface 53 generates a derived vertical synchronization signal VSYNCD 65 and a derived horizontal synchronization signal HSYNCD 67 which initiate shifting of data into the shift registers of the display and control the application of power to the column and row	10
15	be understood that all of the circuit is supported on a single substrate board. Accordingly, the components of the circuit have been arranged to provide for a balanced transmission of signals on the board. Thus, the four-phase column shift registers 55, 57, 59 and 61 are disposed at	["] 15
20	top and bottom positions on both sides of the board and the associated column electrodes are interleaved. Also, row shift registers 69 and 71 are disposed at opposite end positions on both sides of the board and their associated electrodes are interleaved. With reference to the timing diagram of Fig. 9, when 560 data bits for the 560 pixels of the	20
25	first horizontal line are received at 63, the derived horizontal sync signal HSYNCD 67 is applied to a power control circuit 81 which begins ramping positive and negative high voltage power respectively to the column drivers and row drivers. In a preferred embodiment of the invention, column drivers are manufactured by Texas Instruments and are generally designated SN75555, SN75556 and row drivers are generally designated SN75551 and SN75552. The power ramping	25
30	rate for these drivers should not be greater than 50 volts per microsecond. Thus, with reference to Fig. 9, the leading edge of each HSYNCD signal will cause the positive high voltage (for example 90 volts), for the column drivers to begin to ramp down and the negative high voltage (for example -60 volts) of the row drivers to begin to ramp upwardly. The leading edge of the HSYNCD signal is delayed by a delay circuit 85 and is applied to latch	30
35	the data of the shift registers 55–61 into respective latches 73–79 when the power of the column drivers has been sufficiently reduced to avoid an undesirable current surge of the drivers in response to changing data. Thereafter, beginning on the trailing edge of the HSYNCD signal, the power for the column drivers is increased to its maximum positive voltage and the power for the row drivers is decreased to its maximum negative voltage.	35
40	It should generally be understood that the circuit of Fig. 8 operates in accordance with the improved energization scheme of Fig. 4. Thus, with reference to Fig. 9, row power is energized from -60 volts to +30 volts and column power is energized from 0 volts to +90 volts. As previously discussed with respect to Fig. 4, this energization scheme ensures that pixels will be energized with a total voltage of 150 volts, without forming a vertical ghost line. The embodiment of Fig. 4 has been successfully implemented with the particular designated Texas Instru-	40
45	ments row and column drivers. As shown in Fig. 9, after the first line of data is displayed, successive lines of data are sequentially received at 64 and 66 and successive HSYNCD pulses 68 and 70 cause the lines to be sequentially displayed. Although Fig. 9 illustrates a timing diagram of signals for only the first three lines of the matrix of Fig. 8, it should be understood that the same timing is repeated to sequentially energize the 192 rows of the matrix. Thereafter, energization of the EL panel is	45
50	repeated from line 1. The HSYNCD and VSYNCD pulses are also applied to the row shift registers 69 and 71 to scan the rows of the matrix. Thus, with reference to Fig. 9, when the first line of 560 pixels of data is received in the shift registers 55–61 at 63, the VSYNCD pulse 65 is applied as a data	50
5!	input to both of the shift registers 69 and 71. The HSYNCD pulse 67 and successive HSYNCD pulses are applied to a divider 87 which divides the frequency of the pulses by a factor of two. The output of the divider is applied to clock inputs of the left and right shift registers 69 and 71. Thus, the high data of the VSYNCD pulse 65 is simultaneously gated by the leading edge of the divided HSYNCD signal 67 into the left and right shift registers. The divided HSYNCD signal	55
60	is also applied to a blanking lead of the right shift register 71 and the inverse of this signal (at the output of an inverter 89) is applied to a blanking input of the left shift register 69. As a result of the reverse polarity of the blanking signals, the left and right row drivers are alternately activated to sequentially scan the rows of the matrix. Successive divided HSYNCD pulses thereafter gate the initial data bit of the shift registers 69 and 71 through the shift registers to	60
6	sequentially activate the row driver for each line.	65

diagram of operational signals for the logic circuit of Fig. 10. As shown in Fig. 10, the Apple IIc computer 51 generates serial video data at its output 91, 14 MHz clock signals at its output 93 and timing signals WNDW, LDPS and SYNC at respective outputs 95, 97 and 99.

The LDPS signal is a negative load pulse which is generated each time that the digital bits 5 (pixels) of a character are passed from the serial output 91 of the computer. Thus, if the computer is generating data in the 80-column display mode, each character has 7 pixels of data and an LDPS pulse is therefore generated for each 7 pixels. However, if the computer is generating data in the 40-column or graphic display mode, each character contains 14 pixels or bits of data. Accordingly, in the 40-column or graphic mode the LDPS load pulse is generated 10 once for each 14 pixels transmitted at the serial output 91. Thus, it should be understood that the frequency of the LDPS load pulses generated by the computer 51 indicates the selected display mode. Relatively high frequency LDPS load pulses indicate operation in the 80-column display mode, while lower frequency pulses indicate operation in the 40-column or graphic display modes,

With reference to Fig. 11, the WNDW signal is comprised of horizontal blanking pulses 101 (examples 101a-c are illustrated) which each precede the transmission of a row of data, intervals 106 (examples 106a-c are illustrated) which each contain a row of data, and a vertical blanking interval 103 which is generated after the last row of a frame or screen of data. Thus, as shown in Fig. 11, the interval 106b on the left of the timing diagram precedes the vertical blanking 20 interval 103 and therefore contains the last row of data for a frame or screen. On the other hand, the interval 106c on the right of the timing diagram follows the interval 103 and therefore contains the first row of data for a following frame or screen.

The LDPS load pulses are continuously generated during the WNDW signals. The first LDPS load pulse which occurs after the trailing edge of WNDW signals generally designates the 25 beginning of a display portion of each row of data contained within the respective following intervals 106. The timing of this first LDPS pulse thus indicates a start point within an interval 106 for locating valid character data which must be displayed. Also, a horizontal composite sync pulse 102 of the computer is generated for each horizontal blanking pulse 101. Sixty-seven of the pulses 102 and four portions 100 of a vertical sync pulse are generated during the vertical 30 blanking interval 103.

The WNDW and LDPS signals are employed to detect the beginning of valid data, that is, the beginning of each row of data for the EL display. The signals are also used to adjust the timing of the clock for the EL display in accordance with the operational display mode.

With reference to Fig. 10, a four-bit shift register 107 receives serial row data from the 35 computer 51. The shift register 107 is clocked by the first four clock pulses of the 14 MHz clock at port 93 of the computer. After the four bits of data are received by the shift register 107, they are shifted in parallel to a four-bit latch 109 and are applied from this latch to the four shift registers 55, 57, 59 and 61 described with respect to Fig. 8.

Flip flops 111 and 113 divide the 14 MHz clock of the computer by four, The resulting 3.5 MHz clock gates successive groups of four bits of serial data into the shift registers 55-61 of Fig. 8.

The 3.5 MHz clock must gate into the column shift registers of the display only the incoming serial character data which is to be displayed. Accordingly, a JK flip-flop 115 receives the WNDW signal at its data inputs and receives the LDPS pulses at its clock input. The flip-flop 45 115 generates a "Data Valid" signal to indicate the point in time at which valid serial character data is being generated for display at the port 91 of the computer 51. With reference to Fig. 11, the Valid Data indication is defined as true at the time of the first LDPS pulse following the trailing edge of WNDW. The Valid Data signal is generated at the output of the flip-flop 115 when LDPS clocks the flip-flop on the trailing edge of WNDW. The output is applied to an 50 adjacent flip-flop 117 to synchronize the Data Valid signal with respect to the 3.5 MHz clock of the dividers 111 and 113. Thus, the output of the 3.5 MHz clock is applied to the clock input of the flip-flop 117, and the Data Valid signal of the flip-flop 115 is applied to the data inputs of the flip-flop 117. The flip-flop 117 generates a Data Valid signal which is synchronized to the

3.5 MHz clock. The synchronized Data Valid signal of the flip-flop 117 is applied to enable a NAND gate 119 so that the gate passes the 3.5 MHz clock signals which occur when data is valid. These clock signals are then passed to gate the four bits of data from the shift register 107 to the latch 109 and to gate the data from the latch 109 into the shift registers 55, 57, 59 and 61 of Fig. 8. The Data Valid signal thus applies the 3.5 MHz clock signals to gate into the shift registers of 60 the EL display only the character data which must be displayed.

In order to achieve proper gating of data, the phase of the 3.5 MHz clock must be adjusted, depending upon the data display mode. Also, in order to avoid the data loss associated with the mode switching problem of Figs. 7A and 7B, the 3.5 MHz clock must be synchronized and the Data Valid condition must be checked for every row of data. Moreover, the 3.5 MHz clock must 65 be synchronized with respect to the display mode prior to the detection of the Data Valid

5

10.

15

20

25

30

35

45

50

55

60

65

condition and the consequent gating of valid character data. In the system of Fig. 10, a counter 121 detects the display mode of data during horizontal sync pulses HSYNCD of Fig. 9. The HSYNCD pulses correspond to horizontal sync pulses of the computer and are generated in a manner to be described hereafter. It is known that the pulses 5 HSYNCD have a fixed pulse width of 56 pulses of the 14 MHz clock. Accordingly, if eight LDPS 5 pulses are counted by the counter 121 within a HSYNCD pulse, the system is operating in the 80-column mode. Alternatively, if only four LDPS pulses are detected within the HSYNCD pulse, the system is operating in the 40-column or graphic display mode. A circuit to be described in detail hereafter detects the horizontal sync pulses of the computer 10 10 and generates corresponding derived pulses HSYNCD for the clear and load inputs of the counter 121. When the HSYNCD pulse is not present, the counter is maintained in a cleared state. However, when the HSYNCD pulse is present, LDPS pulses are applied to the clock input of the counter 121 and the counter then counts the number of pulses which occur during the HSYNCD pulse. If a count of eight is detected, the QD output of the counter 121 generates a high signal which is applied to a JK flip-flop 123 that is clocked by the 14 MHz clock. The JK flip-flop 123 15 thus provides a signal at its output that is delayed by one 14 MHz clock cycle from the trailing edge of the HSYNCD pulse. The output of the flip-flop 123 and the HSYNCD pulse itself are applied to a NOR gate 125 and the output of the NOR gate 125 is applied to preset inputs of the flip-flops 111 and 113 which generate the 3.5 MHz clock. Thus, the 3.5 MHz clock is 20 synchronized with respect to the HSYNCD pulse and a one pixel adjustment in the phase of the 20 3.5 MHz clock is made if the system is operating in the 80-column display mode. It should now be appreciated that, if the system is operating in either the 40-column or graphic display modes, the QD output of the counter 121 remains low and the HSYNCD pulse is applied to the preset inputs of the 3.5 MHz clock flip-flops to synchronize the clock signal so 25 that four-bit data groups are clocked in the 40-column mode. Alternatively, if the system is 25 operating in the 80-column mode, the counter 121 operates in association with the JK flip-flop 123 to preset the 3.5 MHz clock for an additional cycle of the 14 MHz clock and therefore shifts the phase of the 3.5 MHz clock by 90° to synchronize the clock with serial data arriving in the 80-column display mode. The synchronized 3.5 MHz clock signal clocks the flip-flop 117 and thus synchronizes the Data 30 Valid signal to the four-bit gating scheme of the system of Fig. 10. The synchronized Data Valid signal is then used to control the transmission of 3.5 MHz clock gating signals to the column shift registers of Fig. 8. The detection of the Data Valid point for incoming data from the computer 51 and the 35 35 adjustment of the synchronization of the 3.5 MHz clock are required to ensure that the EL display will fully display 40-column, 80-column and graphics data and will therefore avoid the display problem of Figs. 7A and 7B. In the graphics mode, delayed LDPS pusles are occasionally generated to provide color display synchronization. These delayed pulses do not interfere with the timing of the circuit of Fig. 10 40 40 because the HSYNCD pulse which synchronizes the 3.5 MHz clock is delayed by the same amount and therefore compensates for the momentary phase shift of LDPS. If the Apple IIc computer was designed to operate with an EL display, the computer would generate the vertical synchronization and horizontal synchronization pulses VSYNCD and HSYNCD illustrated at Fig. 9. These pulses could then be applied directly to operate the above-described 45 circultry of Figs. 8 and 10. However, the Apple IIc computer was originally designed to operate 45 with CRT displays. This operation was facilitated by use of a SYNC signal which is comprised of the Exclusive Or of the vertical and horizontal sync pulses of the computer. In order to operate the EL display horizontal sync pulses must be extracted from the SYNC signal and an EL vertical sync pulse VSYNCD must be generated as illustrated in Fig. 9. With reference to Figs. 10 and 11, a counter 130 detects the vertical blanking signal 103 of 50 the SYNC signal. The vertical blanking signal is differentiated by utilizing the Data Valid signal of the flip-flop 115 to reset the counter 130 and thereafter counting the number of SYNC pulses which occur before the next resetting of the counter. With reference to Fig. 11, it can be seen that the counter will be reset by the Data Valid signal of the data pulse 106b after only one 55 SYNC pulse 102 is counted. However, following the resetting of the counter 130, a series of 71 55 SYNC pulses will be counted during the vertical blanking signal 103 before the counter is reset by the Data Valid signal of the data pulse 106c following the vertical blanking signal. Thus, in the presence of a vertical blanking signal, the counter 130 will count more than one SYNC pulse and will in fact count 71 SYNC pulses. The NOR gates 131 and 133 apply the outputs of the counter 130 to force a high signal at 60 the output of a NAND gate 135 which indicates that a vertical blanking signal has been detected. The output of the NAND gate 135 is applied to a JK flip-flop 137 which is in turn clocked by the trailing edge of the WNDW signal. The flip-flop 137 thus acts as a delay which will cause the derived vertical sync pulse VSYNCD to be generated at the Q output of the flip-65 flop immediately following the end of each vertical blanking interval 103. The derived vertical 65

GB 2 177 829A 8

5

10

15

20

25

30

35

45

50

55

60

sync signal VSYNCD is applied by means of an optical coupler 139 to the data input of the left and right shift registers 69 and 71 of Fig. 8.

The signal of the NAND gate 135 is also applied to the data input of a JK flip-flop 141 which is clocked by the SYNC signal. The flip-flop 141 operates in conjunction with gates 143 and 145 to remove from SYNC the computer's four portions 100 of the composite vertical sync pulse and 65 of the 71 composite vertical and horizontal sync pulses of SYNC which occur during the vertical blanking interval 103. The remaining 194 pulses are derived horizontal synchronization pulses HSYNCD which are generated at the outputs of the inverters 147 and 149.

As discussed above, the HSYNCD pulses are applied to the counter 121 to detect the operational mode of the display. The HSYNCD pulses are also applied to optical couplers 151 and 153 which respectively control associated high power row driver transistors 155 and 157. With reference to Fig. 9, the leading edge of the HSYNCD pulse occurs at a time when the transistor 157 has previously charged the row power drivers to a negative 60 volts. The leading edge of the HSYNCD pulse therefore turns on the transistor 155 and thus begins to ramp

15 discharge the -60 volts to a reverse supply voltage of, for example, +30 volts. At the trailing edge of the HYSNCD pulse, the transistor 155 is turned off and the transistor 157 is turned on to again begin the ramp charging of row power from +30 volts to -60 volts.

The HSYNCD pulse is also applied to control high power transistors 159 and 161 to ramp up and ramp down power for the column drivers. In operation, the leading edge of the HSYNCD 20 pulse occurs at a time when the transistor 159 has charged up the column driver power to +90 volts. When the leading edge of HSYNCD occurs, the transistor 159 is turned off and the transistor 161 is turned on to begin ramping the 90 volt signal to ground. At the trailing edge of the HSYNCD signal, the transistor 161 is turned off and the transistor 159 is turned on to begin ramping up the column driver power from 0 volts to +90 volts.

It should be understood that the time delay required for ramping up and ramping down the power signals is determined by the resistors 163, 165, 167 and 169 of the respective transistors 155, 157, 159 and 161. These resistors operate in conjunction with EL panel capacitance to define RC time constants which provide the required delay for ramping power up and down.

It should now be appreciated that a driver circuit has been disclosed for operating a high luminescence and high contrast EL display in accordance with clock and timing signals derived from an Apple IIc computer. The derived signals have further been applied to adjust the timing of the system to display data in the 40-column, 80-column and graphics display modes on a row by row basis.

Although a particular preferred embodiment of the EL display driver circuit of the invention has been disclosed, it should be understood that other circuits and components may be used to 40 achieve the objects of the invention, without departing from the spirit of the invention. Thus, the invention may be embodied in other specific forms without departing from its spirit or essential characteristics. The present embodiments are, therefore, to be considered in all respects as illustrative and not restrictive. The scope of the invention is indicated by the claims rather than by the foregoing description. All changes which come within the meaning and range of the equivalents of the claims are intended to be embraced therein.

CLAIMS

Apparatus for receiving rows of character data in preselected display modes and displaying rows of corresponding character images on an electroluminescent display panel in the selected display modes, comprising:

clock means for generating clock pulses;

means for detecting the beginning of each row of character data which is received; means for detecting the display mode of each row of character data;

means for synchronizing the clock means at the beginning of each row of character data with 55 a phase defined by the display mode for the row; and

means responsive to said clock means for displaying character images of each row of character data in the detected display mode for the row.

2. In a computer display system of a type which transmits successive frames of data, each frame having a plurality of rows of character data, and which generates a window signal that 60 includes a horizontal blanking interval for each row of character data which is transmitted and a vertical blanking interval for each frame of character data which is transmitted, a load signal for each character which is transmitted and a horizontal sync signal for each row of displayed character data, the improvement comprising:

an electroluminescent display panel;

clock means for generating clock pulses;

65

each row in the detected display mode for the row.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER: _____

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.